## QUESTION BANK

1. Convert the number $(294.675)_{10}$ to hexadecimal.
2. Solve $(11100101)_{2}-(10100110)_{2}$ following 2 's complement method.
3. Simplify $\mathrm{AB}+\mathrm{A}^{\prime} \mathrm{C}+\mathrm{ABC}+\mathrm{A}^{\prime} \mathrm{BC}$ to a minimum no of literals.
4. Determine the base of the following operation; $24+17=40$
5. What is "prime implicant" in K-Map? When will we tell them essential?
6. Express the following in its canonical form. $\mathrm{AB}+\mathrm{A}^{\prime} \mathrm{C}+\mathrm{AB}^{\prime} \mathrm{C}$.
7. What is race around problem in JK flip-flop? How can it be removed?
8. Draw the gate level diagram of T flip flop using NAND gates only.
9. Differentiate between synchronous and ripple counter.
10. What is Johnson Counter?
11. What is FPGA?
12. Carry out the following operation (110010-100111) using 1's complement notation.
13. Draw a multi-level NAND gate circuit to implement $\left(\mathrm{AB}^{\prime}+\mathrm{CD}^{\prime}\right)(\mathrm{E}+\mathrm{BC})(\mathrm{A}+\mathrm{B})$
14. What do you mean by sequential logic circuit? Distinguish between synchronous and asynchronous logic circuit.
15. What is ring counter?
16. Design a 3 to 8 line decoder using two 2 to 4 line decoder with enable input.
17. Draw the diagram of a JK latch using Only NAND gate?
18. What is Race-around condition? How this problem will be resolved?
19. Differentiate between synchronous and asynchronous circuit?
20. With suitable example distinguish between PAL and PLA?
21. Write the excitation table for JK F/F.
22. Why both " $S$ " and " $R$ " inputs and a SR latch should never be " 1 " simultaneously.
23. What will happen if the frequency of the clock signal connected to a $F / F$ is increased to a very high value or decrease to a very low value.
24. Distinguish the functions of decoder, Encoder and multiplexer
25. What is called as 3 -state gate? What is its importance in combinational circuit?
26. Implement the full adder circuit using decoder.
27. What is the difference between latch and $F / F$.
28. What do you mean by sequential logic circuit? Distinguish between synchronous and asynchronous logic circuit.
29. What is called as characteristic equation? Write the characteristic equation for $S R$ and $D$ F/Fs.
30. What is excitation table? Write the excitation table for all F/Fs.
31. Design a BCD to decimal decoder
32. Design a 3-bit GRAY code to Binary converter
33. Design a 3-bit Binary to GRAY code converter
34. Design a circuit for the subtraction of two unsigned binary numbers .explain its operation
35. Realize a full adder using 4:1 MUX.
36. Binary number system is used in digital electronics circuits. Why octal, decimal or hexadecimal number systems are not used in circuit levels?
37. What will be the correct answer during subtraction of unsigned numbers using 1 's complement method for the following? Mention whether the answer is a positive number or a negative number.

- End carry occurs.

38. End carry does not occur.
39. What is "prime implicant"? When it is said to be essential?
40. Convert the following function to "product of sums".
$\mathrm{F}=\mathrm{A}^{\prime} \mathrm{B}^{\prime} \mathrm{C}+\mathrm{AB}^{\prime} \mathrm{C}^{\prime}+\mathrm{AB}{ }^{\prime} \mathrm{C}+\mathrm{ABC}^{\prime}+\mathrm{ABC}$
Are "NOR-OR" and "OR-NAND" functions equivalent? Justify.
41. Obtain the truth table of the following functions and express in sum-of-min terms and product-of-max terms.

$$
(\mathrm{XY}+\mathrm{Z})(\mathrm{Y}+\mathrm{XZ})
$$

42. Find the complement of $\mathrm{F}=\mathrm{X}+\mathrm{YZ}$; then find the values of F . $\mathrm{F}^{\prime}$ AND $\mathrm{F}+\mathrm{F}^{\prime}$.
43. carry out the following addition:
a. $(+13,-11)$ using 1 's complement notation.
b. $(-15,+9)$ using 2 's complement notation.
44. Add the following using signed magnitude system.

| $+8 \&+14$ | $+8 \&-14$ |
| :--- | :--- |
| $-8 \&+14$ | $-8 \&+14$ |

45. What is the range of unsigned decimal values that can be represented by 8 bits?
46. How many bits are required to represent decimal values ranging from 75 to -75 ?
47. Apply Demorgan's theorem to prove that

$$
\mathrm{AB}+\mathrm{CD}+\mathrm{EF}=(\mathrm{A}+\mathrm{B})(\mathrm{C}+\mathrm{D})(\mathrm{E}+\mathrm{F})
$$

48. Give the truth-table of a function $f(x, y)$ where $f(x, y)=1$ when $x=y$.
49. Implement with Two -level NOR gate circuit $\mathrm{F}(\mathrm{w}, \mathrm{x}, \mathrm{y}, \mathrm{z})=\Sigma(5,6,9,10)$
50. Draw a multi level NAND gate circuit ( $\left.\mathrm{AB}^{\prime}+\mathrm{CD}^{\prime}\right)(\mathrm{E}+\mathrm{BC})(\mathrm{A}+\mathrm{B})$

## LONG QUESTION

1. Simplify the function $f(A B C D)=\Sigma_{m}(0,1,2,3,8,9,10)$ and $d(A B C D)=\Sigma_{\mathrm{m}}(6,11)$ using k map and implement by using only NAND and only NOR
2. Express the following in Canonical SOP and POS, $\mathrm{Y}=\mathrm{A}^{\prime} \mathrm{B}+\mathrm{AC}$.
3. Write the HDL code for a Half Adder.
4. Design a 4 to 2 line priority encoder with LSB priority.
5. Implement the function $f(A B C D)=\Sigma m(1,3,5,6,10,11,15)$ using a $8: 1$ mux.
6. A sequential circuit has two JK flip flops A and B ,one input X , and one output Y . The circuit is described by the following flip-flop equations $J_{A}=X, K_{A}=B^{\prime} . J_{B}=X+A, K_{B}=$ $\mathrm{AB}, \mathrm{Y}=\mathrm{A}+\mathrm{B}$
Draw the State table and state diagram for the above.
7. Briefly explain the FPGA design process flow.
8. Briefly draw and explain the structure of a CLB.
9. Simplify the following function to a minimum number of literal using Boolean algebra
$\mathrm{F}=\mathrm{X} \overline{\mathrm{Y}} \mathrm{Z}+\overline{\mathrm{X}} \overline{\mathrm{Y}} \mathrm{Z}+\bar{W} X Y+W \bar{X} Y+W X Y$
10. Using K-Map solve the following expression and implement using minimum number of i. NAND gates only, ii. NOR gate only
11. Write a Verilog code to implement Full subtractator in Structural Modeling.
12. Implement the following Boolean function using $8: 1$ multiplexer

$$
F(A, B, C, D)=\sum 0,1,3,4,8,9,10,13,15
$$

13. Design a combinational circuit that will implement $2 \times 2$ multiplication?
14. Write a Verilog code to implement JK Flip Flop in Behavioral Modeling.
15. Design a synchronous counter to produce the following binary sequence use T- flip-flops $0,9,1,8,2,8,3,6,4,5,0 \ldots \ldots .$.
16. What is shift register? With suitable diagrams and timing waveforms explain the different type of shift registers?
17. Design a sequential circuit using D Flip Flop. The circuit accepts 3bit number and generate an output binary equal to 2 's complement of the number?
18. Simplify the Boolean function using four variable maps:
a. $\quad F(w, x, y, z)=\sum(1,4,5,6,12,14,15)$
b. $\quad F(a, b, c, d)=\sum(0,1,2,4,5,7,11,15)$
c. $F(w, x, y, z)=\sum(0,2,4,5,6,7,8,10,13,15)$
19. Use karnough map to reduce $\mathrm{A}+\mathrm{BC}+\mathrm{CD}$ to a minimum SOP form.
20. Express the Boolean functions as a sum-of-min terms.
$\mathrm{F}=\mathrm{A}+\mathrm{B}$ ' C Now convert the sum-of-min terms to another canonical form
21. Simplify the following Boolean function and draw a circuit to represent the function.

$$
\mathrm{F}(\mathrm{~W}, \mathrm{X}, \mathrm{Y}, \mathrm{Z})=\sum 0,1,2,4,5,6,8,9,12,13,14
$$

22. Implement the following function.

- $\quad \mathrm{F}=\mathrm{A}(\mathrm{CD}+\mathrm{B})+\mathrm{BC}$ ' using NAND gates.

23. $\mathrm{F}=(\mathrm{A}+\mathrm{B})(\mathrm{C}+\mathrm{D}) \mathrm{E}$ using NOR gates.
24. Using Karnough map convert the following standard POS expression into a minimum POS expression, a standard SOP expression and a minimum SOP expression:
$\left(\mathrm{A}+\mathrm{B}^{\prime}+\mathrm{C}^{\prime}+\mathrm{D}^{\prime}\right)\left(\mathrm{A}^{\prime}+\mathrm{B}^{\prime}+\mathrm{C}+\mathrm{D}\right)\left(\mathrm{A}^{\prime}+\mathrm{B}^{\prime}+\mathrm{C}^{\prime}+\mathrm{D}\right)(\mathrm{A}+\mathrm{B}+\mathrm{C}+\mathrm{D})$
25. Use Karnough map to simplify the expression to a minimum SOP form:
$\mathrm{A}^{\prime} \mathrm{B}^{\prime} \mathrm{C}^{\prime}+\mathrm{A}^{\prime} \mathrm{BC}^{\prime}+\mathrm{AB} \mathrm{C}^{\prime}+\mathrm{ABC}{ }^{\prime}$
26. Simplify the following expression:
(A) $\mathrm{AB}+\mathrm{A}(\mathrm{B}+\mathrm{C})+\mathrm{B}(\mathrm{B}+\mathrm{C})$
(B) $\mathrm{F}=\sum \mathrm{m}(1,3,5,7)$
(C) $\mathbf{F}=\Pi \mathrm{M}(3,5,7)$
(D) $\mathrm{F}=(\mathrm{A}+\mathrm{B}+\mathrm{C}+\mathrm{D})+\mathrm{ABCD}$
(E). Show that $\mathrm{AB}+\mathrm{AB}^{\prime} \mathrm{C}+\mathrm{BC}=\mathrm{AC}+\mathrm{BC}^{\prime}$
27. Minimize the function
$\mathrm{F}(\mathrm{W}, \mathrm{X}, \mathrm{Y}, \mathrm{Z})=\sum(0,1,2,3,8,9,10,11)$
28. Find the complement of the following
(A) $\mathrm{F}=\mathrm{ABC}+\mathrm{A}^{\prime} \mathrm{BC}^{\prime}$
(B) Convert the given expression into canonical SOP form:
(C) $(\mathrm{A}+\mathrm{B})\left(\mathrm{B}+\mathrm{C}^{\prime}\right)(\mathrm{C}+\mathrm{A})$
(D) .Simplify the Boolean expression in (1) sum of product \& (2) products of sum
(E) $\mathrm{XZ}+\mathrm{YZ}+\mathrm{YZ}+\mathrm{XY}{ }^{\prime}$
(F) $(\mathrm{A}+\mathrm{B}+\mathrm{D})\left(\mathrm{A}+\mathrm{B}+\mathrm{C}^{\prime}\right)(\mathrm{A}+\mathrm{B}+\mathrm{D})(\mathrm{B}+\mathrm{C}+\mathrm{D})$
29. Design a four bit magnitude comparator that compares two 4-bit numbers $A$ and $B$ to check if they are equal The circuit has output $f=1$ if $A=B$ and $f=0$ if $A \neq B$.
30. What is a priority encoder? Design a priority encoder having $D_{0}$ as the highest priority and $D_{3}$ as the lowest priority.
31. Write Short Notes on
a) Decoder
b) Master Slave Design
c) SISO register
d) PLA
e) Boolean Algebra
f) Master Slave Flip Flop
g) MSB Priority encoder
h) PAL
