# Sequential Circuit (JK & T Flip Flop) Characteristic Equations

# Overview

• Latches respond to trigger levels on control inputs

– Example: If G = 1, input reflected at output

- Difficult to precisely time when to store data with latches
- Flip flips store data on a rising or falling trigger edge.
  - Example: control input transitions from 0 -> 1, data input appears at output
  - Data remains stable in the flip flop until until next rising edge.
- Different types of flip flops serve different functions
- Flip flops can be defined with characteristic functions.

Positive Edge-Triggered J-K Flip-Flop



Created from D flon		J	Κ	CLK	Q	Q'
J sets K resets	_	0 0 1	0 1 0	$\leftrightarrow \leftrightarrow \leftrightarrow$	Q <sub>0</sub> 1	Q <sub>0</sub> ' 1 0
J=K=1 -> invert output		1	1	1	TOG	GLE

#### Clocked J-K Flip Flop

Two data inputs, J and K J -> set, K -> reset, if J=K=1 then toggle output



Positive Edge-Triggered T Flip-Flop



## Asynchronous Inputs

• J, K are synchronous inputs

o Effects on the output are synchronized with the *CLK* input.

- Asynchronous inputs operate independently of the synchronous inputs and clock
  - o Set the FF to 1/0 states *at any time*.



PRESET	CLEAR	FF response
1	1	Clocked operation*
0	1	Q = 1 (regardless of CLK)
1	0	Q = 0 (regardless of CLK)
0	0	Not used
*Q will rest	ond to J. k	and CLK

# Asynchronous Inputs



Point	Operation
a	Synchronous toggle on NGT of CLK
b	Asynchronous set on PRE = 0
c	Synchronous toggle
d	Synchronous toggle
e	Asynchronous clear on CLR = 0
f	CLR over-rides the NGT of CLK
g	Synchronous toggle

<sup>(</sup>b)





0 X

1 1

1 1

- Note reset signal (R) for D flip flop
- If R = 0, the output Q is cleared

•This event can occur at any time, regardless of the value of the CLK

#### Parallel Data Transfer

# Flip flops store outputs from combinational logic Multiple flops can store a collection of data



\*After occurrence of NGT

#### Flip Flop State

Behavior of clocked sequential circuit can be determined from inputs, outputs and FF state



#### **Output and State Equations**

Next state dependent on previous state.



#### State Table

- Sequence of outputs, inputs, and flip flop states enumerated in state table
- Present state indicates current value of flip flops
- Next state indicates state after next rising clock edge
- Output is output value on current clock edge



## <u>State Table</u>

- All possible input combinations enumerated
- All possible state combinations enumerated
- Separate columns for each output value.
- Sometimes easier to designate a symbol for each state.

	Present	Next State		Outp	Output		
I at.	State	x=0	x=1	x=0	x=1		
$s_0 = 00$	s <sub>0</sub>	$\mathbf{s}_0$	s <sub>2</sub>	0	0		
$s_0 = 01$	$\mathbf{S}_1$	s <sub>2</sub>	s <sub>2</sub>	0	0		
$s_1 = 10$	$\mathbf{S}_2$	$s_0^-$	53 S3	0	0		
$s_3^2 = 11$	S <sub>3</sub>	s <sub>2</sub>	s <sub>3</sub>	0	1		

#### State Diagram

- Circles indicate current state
- Arrows point to next state
- For x/y, x is input and y is output



#### State Diagram

Each state has two arrows leaving One for x = 0 and one for x = 1 Unlimited arrows can enter a state Note use of state names in this example Easier to identify



#### **Flip Flop Input Equations**

Boolean expressions which indicate the input to the flip flops.



#### Analysis with D Flip-Flops



# Summary

- Flip flops contain state information
- State can be represented in several forms:
  - State equations
  - State table
  - State diagram
- Possible to convert between these forms

# Cont..

- Circuits with state can take on a finite set of values
  - Finite state machine
- Two types of "machines"
  - Mealy machine
  - Moore machine

# THANK YOU

# Summary

- Flip flops are powerful storage elements
  - They can be constructed from gates and latches!
- D flip flop is simplest and most widely used
- Asynchronous inputs allow for clearing and presetting the flip flop output
- Multiple flops allow for data storage

– The basis of computer memory!

• Combine storage and logic to make a computation circuit