







#### Xilinx XST

#### **Synplify Premier**

#### ... and others

# Logic Synthesis

#### VHDL description

architecture MLU\_DATAFLOW of MLU is

signal A1:STD\_LOGIC; signal B1:STD\_LOGIC; signal Y1:STD\_LOGIC; signal MUX\_0, MUX\_1, MUX\_2, MUX\_3: STD\_LOGIC;

begin

A1<=A when (NEG\_A='0') else not A; B1<=B when (NEG\_B='0') else not B; Y<=Y1 when (NEG\_Y='0') else not Y1;

MUX\_0<=A1 and B1; MUX\_1<=A1 or B1; MUX\_2<=A1 xor B1; MUX\_3<=A1 xnor B1;

with (L1 & L0) select Y1<=MUX\_0 when "00", MUX\_1 when "01", MUX\_2 when "10", MUX\_3 when others;

end MLU\_DATAFLOW;

#### Circuit netlist



# Circuit netlist (RTL view)







### Xilinx XST Inputs/Outputs



# Xilinx XST Inputs

- RTL VHDL and/or Verilog files
- Core files

These files can be in either NGC or EDIF format. XST does not modify cores. It uses them to inform area and timing optimization surrounding the cores.

• Constraints – XCF

Xilinx constraints file in which you can specify synthesis, timing, and specific implementation constraints that can be propagated to the NGC file.

# Xilinx XST Outputs

• NGC

Netlist file with constraint information

• NGR

This is a schematic representation of the pre-optimized design shown at the Register Transfer Level (RTL). This representation is in terms of generic symbols, such as adders, multipliers, counters, AND gates, and OR gates, and is generated after the HDL synthesis phase of the synthesis process.

• LOG

This report contains the results from the synthesis run, including area and timing estimation.

### **RTL view in Synplify Premier**

General logic structures can be recognized in RTL view



#### Crossprobing between RTL view and code

- Each port, net or block can be chosen by mouse click from the browser or directly from the RTL View
- By double-clicking on the element its source code can be seen:



```
-- Generate divided clock
IF enable_xmit_clk = '1' OR enable_rcv_clk = '1' THEN
IF clk_cnt >= unsigned(div_msb_lsb) - 1 THEN
clk_cnt <= (others => '0');
ELSE
clk_cnt <= unsigned(clk_cnt) + 1;
END IF;
ELSE
clk_cnt <= (0=>'1', others=>'0');
END IF;
END IF;
END IF;
END F;
END F;
END F;
```

 Reverse crossprobing is also possible: if section of code is marked, appropriate element of RTL View is marked too:



#### Technology View in Synplify Pro

- Technology view is a mapped RTL view. It can be seen by pressing button or by double-click on ".srm" file
- As in case of "RTL View", buttons

🗴 🗩 🗩 🗩 📢 🗘

can be used here

Two additional buttons are enabled: O - show critical path

show critical path
 open timing analyst



#### Viewing critical path

Ö

- Critical path can be viewed by pressing on
- Delay values are written near each component of the path



#### **Timing Analyst**

- Timing analyst opened by pressing on  $\frac{1}{2}$
- Timing analyst gives a possibility to analyze different paths in the design
- Timing analyst can be opened only from Technology View

| ning Analyst  |  |             |
|---|--|-------------|
| Select Paths for Analysis<br>Instances/Ports: (34 from current level)               | From   | Generate    |
| ix_ram<br>p:addr[9:0]<br>b:addr[0]<br>b:addr[1]                                     | <u>·≥</u> b:addr[0]<br><u>≤</u> -                                      | -           |
| b:addr[2]<br>b:addr[3]<br>b:addr[4]<br>b:addr[5]                                    | Clear  | Close       |
| b:addr[6]<br>b:addr[7]<br>b:addr[8]<br>b:addr[9]<br>p:ads                           | To:<br>2 [ix_ram<br>p:addr[9:0]<br>b:addr[0]<br>b:addr[1]<br>b:addr[2] | 3           |
| - Type Filter   | Clear b:addr[4]  | -           |
| <ul> <li>Sequential Instances</li> <li>Input Ports</li> <li>Output Ports</li> </ul> | Limit Number Of Paths To:  |             |
| iming Analyst Result Files  |  |             |
| H:\hdl_2003\my_project_lib\synplify\rev_2\m   | ain_struct.ta  | Open Report |
| Timing View Netlist File (SRM) :<br>H:\hdl_2003\my_project_lib\synplify\rev_2\m     | ain_struct_ta.srm  |             |

# Implementation

George Mason University

#### Implementation

 After synthesis the entire implementation process is performed by FPGA vendor tools



#### Implementation

| Į | 74 Xilinx Implementati   | on   |  |             |              | _ 🗆 ×     |  |
|---|--|--|--|-------------|--------------|-----------|--|
|   | \$   | 2  |  |             |              |           |  |
|   | Translate  | Мар  | Post-Map STR                             | Place&Route | Post-PAR STR | Timing    |  |
|   | Completed  | Completed  | Completed                                | Completed   | Completed    | Completed |  |
|   | Writing VHDL SDF file 'time_sim.sdf' INFO:NetListWriters:635 - The generated VHDL netlist contains Xilinx SIMPRIM simulation primitives and has to be used with SIMPRIM library for correct compilation and simulation. INFO:NetListWriters - Xilinx recommends running separate simulations to check for setup by specifying the MAX field in the SDF file and for hold by specifying the MIN field in the SDF file. Please refer to Simulator documentation for more details on specifying MIN and MAX field in the SDF. INFO:NetListWriters:665 - For more information on how to pass the SDF switches to the simulator, see your Simulator tool documentation. Number of warnings: 0 Number of info messages: 3 Total memory usage is 186884 kilobytes |  |  |             |              |           |  |
|   | Created netgen .<br>Implementation of<br>Implementation of   | log file 'time_s<br>ver1->rev1: 0 er<br>ended with warni | im.nlf'.<br>ror(s), 7 warning(<br>ng(s). | s)          |              |           |  |
|   |  |  |  | Close       |              | •         |  |

# Translation





### Pin Assignment



| Description          | FPGA Pins |
|----------------------|-----------|
| Seven Segment 0 'a'  | H2        |
| Seven Segment 0 'b'  | H3        |
| Seven Segment 0 'c'  | H6        |
| Seven Segment 0 'd'  | H5        |
| Seven Segment 0 'e'  | G5        |
| Seven Segment 0 'f'  | G4        |
| Seven Segment 0 'g'  | H1        |
| Seven Segment 0 'dp' | C2        |
| Seven Segment 1 'a'  | J1        |
| Seven Segment 1 'b'  | J2        |
| Seven Segment 1 'c'  | K2        |
| Seven Segment 1 'd'  | C3        |
| Seven Segment 1 'e'  | C1        |
| Seven Segment 1 'f'  | H4        |
| Seven Segment 1 'g'  | B1        |
| Seven Segment 1 'dp' | J4        |

The segments of the display are labelled "a-g" and "dp" in the table above and the figure below.



#### Example of an UCF File

| NET | "CLOCK"  | LOC  | = "] | P10 | )";   |
|-----|----------|------|------|-----|-------|
| NET | "reset"  | LOC  | = "] | 310 | )";   |
| NET | "S_SEGO< | <6>" | LOC  | =   | "H1"; |
| NET | "S_SEGO< | <5>" | LOC  | =   | "G4"; |
| NET | "S_SEGO< | <4>" | LOC  | =   | "G5"; |
| NET | "S_SEGO< | <3>" | LOC  | =   | "H5"; |
| NET | "S_SEGO< | <2>" | LOC  | =   | "H6"; |
| NET | "S_SEGO< | <1>" | LOC  | =   | "H3"; |
| NET | "S_SEGO< | <0>" | LOC  | =   | "H2"; |









# Configuration

- Once a design is implemented, you must create a file that the FPGA can understand
  - This file is called a bit stream: a BIT file (.bit extension)
- The BIT file can be downloaded directly to the FPGA, or can be converted into a PROM file which stores the programming information





# **Report files**

# Map report header

Xilinx Mapping Report File for Design 'Lab3Demo'

**Design Information** 

Command Line : c:\Xilinx\bin\nt\map.exe -p 3S1500FG320-4 -o map.ncd -pr b -k 4 -cm area -c 100 Lab3Demo.ngd Lab3Demo.pcf Target Device : **xc3s1500** Target Package : **fg320** Target Speed : **-4** Mapper Version : spartan3 -- \$Revision: 1.34 \$

# Map report

| Design | Summary |
|--------|---------|
|--------|---------|

\_\_\_\_\_

Number of errors: 0

Number of warnings: 0

Logic Utilization:

#### Number of Slice Flip Flops:

Number of 4 input LUTs: Logic Distribution:

#### Number of occupied Slices:

#### 30 out of 26,624 1%

38 out of 26,624 1%

#### 33 out of 13,312 1%

Number of Slices containing only related logic: 33 out of 33 100% Number of Slices containing unrelated logic: 0 out of 33 0% \*See NOTES below for an explanation of the effects of unrelated logic

7

| <b>otal</b> | Num | ber 4 | inp | ut L | UTs: |  |
|-------------|-----|-------|-----|------|------|--|
|             |     |       |     |      |      |  |

Number used as logic: Number used as a route-thru:

Number of bonded IOBs:

IOB Flip Flops: Number of GCLKs: **62 out of 26,624 1%** 38 24 10 out of 221 4%

1 out of 8 12%

# **Related and Unrelated Logic**

Related logic is defined as being logic that shares connectivity – e.g. two LUTs are "related" if they share common inputs. When assembling slices, Map gives priority to combine logic that is related. Doing so results in the best timing performance.

Unrelated logic shares no connectivity. Map will only begin packing unrelated logic into a slice once 99% of the slices are occupied through related logic packing.

Note that once logic distribution reaches the 99% level through related logic packing, this does not mean the device is completely utilized. Unrelated logic packing will then begin, continuing until all usable LUTs and FFs are occupied. Depending on your timing budget, increased levels of

unrelated logic packing may adversely affect the overall timing performance of your design.

#### Place & route report

Asterisk (\*) preceding a constraint indicates it was not met. This may be due to a setup or hold violation.

| Constraint                                | Requested | Actual  | Logic  | Absolute | Number of |
|---|-----------|---------|--------|----------|-----------|
|   |           |         | Levels | Slack    | errors    |
| * TS_CLOCK = PERIOD TIMEGRP "CLOCK" 5 ns  | 5.000ns   | 5.140ns | 4      | -0.140ns | 5         |
| HIGH 50%                                  |           |         |        |          |           |
| TS_gen1Hz_Clock1Hz = PERIOD TIMEGRP "gen1 | 5.000ns   | 4.137ns | 2      | 0.863ns  | 0         |
| "gen1Hz_Clock1Hz" 5 ns HIGH 50%           |           |         |        |          |           |

### Post layout timing report

Timing summary:

\_\_\_\_\_

Timing errors: 9 Score: 543

Constraints cover 574 paths, 0 nets, and 187 connections

Design statistics: Minimum period: 5.140ns (Maximum frequency: 194.553MHz)