
Combinational Circuit Design

Objectives

- Arithmetic Circuits
 - Subtractor
 - Carry Look Ahead Adder

Subtraction (2's Complement)


How to build a subtractor using 2's complement?



Adder/Subtractor

• How to build a circuit that performs both addition and subtraction?


Adder/Subtractor



Using full adders and XOR we can build an Adder/Subtractor!

Binary Parallel Adder (Again)

- To add n-bit numbers:
- Use n Full-Adders in parallel
- The carries propagates as in addition by hand




This adder is called *ripple carry adder*

- How to reduce propagation delay of ripple carry adders?
- **Carry look ahead adder:** All carries are computed as a function of C_o (independent of n!)
- It works on the following standard principles:
 - A carry bit is generated when both input bits Ai and Bi are 1, or
 - When one of input bits is 1, and a carry in bit exists

Carry bits
$$C_{n-1} C_{n-1} C_{1} C_{2} C_{1} C_{0}$$
 $A_{n-1} A_{1} A_{2} A_{1} A_{0}$

Carry Out $S_{n} S_{n-1} S_{1} S_{2} S_{1} S_{0}$



The internal signals are given by:


Pi = Ai⊕ Bi

Gi = Ai.Bi

Carry Generate $Gi : C_{i+1} = 1$ when $G_i = 1$, regardless of the input carry C_i

Carry Propagate Pi: Propagates C_i to C_{i+1}

Note: P_i and G_i depend only on A_i and B_i!



The internal signals are given by:


 $Pi = Ai \oplus Bi$

Gi = Ai.Bi

The output signals are given by:

Si = Pi⊕Ci

Ci+1 = Gi + PiCi



The carry outputs for various stages can be written as:

$$C1 = Go + PoCo$$


$$C2 = G1 + P1C1 = G1 + P1(G0 + P0C0) = G1 + P1G0 + P1P0C0$$

$$C_3 = G_2 + P_2C_2 = G_2 + P_2G_1 + P_2P_1G_0 + P_2P_1P_0C_0$$

$$C4 = G3 + P3C3 = G3 + P3G2 + P3P2G1 + P3P2P1G0 + P3P2P1P0C0$$

Conclusion:

- Each carry bit can be expressed in terms of the input carry Co, and not based on its preceding carry bit
- Each carry bit can be expressed as a SOP, and can be implemented using a two-level circuit, i.e. a gate delay of 2T



Steps of operation:

- All P and G signals are initially generated. Since both XOR and AND can be executed in parallel. Total delay = 1T
- The Carry Look Ahead block will generate the four carry signals C4, C3, C2, C1. Total delay = 2T
- The four XOR gates will generate the Sums. Total delay = 1T

Total delay before the output can be seen = 4T

Cont...

Compared with the Ripple Adder delay of 9T, this is an improvement of more than 100%

CLA adders are implemented as 4-bit modules, that can together be used for implementing larger circuits

THANK YOU