



Centurion
UNIVERSITY

Shaping Lives...
Empowering Communities...


RTL CODING AND SYNTHESIS




FPGA Circuit Compilation

- Technology Mapping

Centurion
UNIVERSITY
Shaping Lives...
Empowering Communities




- Placement



Assign a logical LUT to a physical location

- Routing




Select wire segments and switches for interconnection



Centurion
UNIVERSITY

*Shaping Lives...
Empowering Communities...*

FPGA Design Flow (Xilinx)



October 4, 2007

CprE 583 – Reconfigurable Computing



Centurion
UNIVERSITY

Shining Lives
Empowering Communities...

Design Flow with Test

Design and implement a simple unit permitting to speed up encryption with RC5-similar cipher with fixed key set on 8031 microcontroller. Unlike in the experiment 5, this time your unit has to be able to perform an encryption algorithm by itself, executing 32 rounds.....

Specification




```
Library IEEE;  
use ieee.std_logic_1164.all;  
use ieee.std_logic_unsigned.all;  
  
entity RC5_core is  
  port(  
    clock, reset, encr_decr: in std_logic;  
    data_input: in std_logic_vector(31 downto 0);  
    data_output: out std_logic_vector(31 downto 0);  
    out_full: in std_logic;  
    key_input: in std_logic_vector(31 downto 0);  
    key_read: out std_logic;  
  );  
end RC5_core;
```


VHDL
description




Functional simulation




Synthesized
Circuit



October 4, 2007



Post-synthesis simulation






Centurio
UNIVERSITY

Shaping Lives...
Empowering Communities...


Design Flow with Test (cont.)




Synthesized
Circuit



Post-synthesis simulation





Implementation




Configuration

Timing simulation



On chip testing



October 4, 2007

Reconfigurable Computing



Synthesis Tools

Interpret RTL code

Produce synthesized circuit netlist in a standard EDIF format

Give preliminary performance estimates

Display circuit schematic corresponding to EDIF netlist

Performance Summary

Worst slack in design: -0.924


Starting Clock Slack	Clock Type	Frequency	Requested Clock Frequency Group	Estimated Clock Period	Requested Clock Period	Estimated Period
-----	-----	-----	-----	-----	-----	-----
exam1 clk inferred		85.0 MHz	78.8 MHz Inferred_clkgroup_0	11.765	12.688	-0.924
System system		85.0 MHz	86.4 MHz default_clkgroup	11.765	11.572	0.193

October 4, 2007




Centurion
UNIVERSITY
Shaping Lives
Empowering Communities...

Implementation





Circuit Netlist and Mapping



October 4, 2007

CprE 583 – Reconfigurable Computing