

FSM and Efficient Synthesizable FSM Design using Verilog

Introduction

very poor ways to code FSMs including many very poor ways to code FSMs.

This lecture offers guidelines for doing efficient coding, simulation and synthesis of FSM designs.

In this lecture multiple references are made to combinational always blocks and sequential always blocks.

Introduction

Combinational *always* blocks are *always* blocks that are used to code combinational logic functionality and are strictly coded using *blocking assignments*. A combinational always block has a combinational sensitivity list, a sensitivity list without "posedge" or "negedge" Verilog keywords.


Sequential *always* blocks are *always* blocks that are used to code clocked or sequential logic and are always coded using *nonblocking* assignments. A sequential always block has an edge-based sensitivy list.


Mealy & Moore FSMs

of an FSM is Mealy and Moore state machines.

A Moore FSM is a state machine where the outputs are only a function of the present state.

A Mealy FSM is a state machine where one or more of the outputs is a function of the present state and one or more of the inputs.





Binary Encoded or One Hot Encoding

many flip-flops as are needed to uniquely encode the number of states in the state machine.

Number of FF

if(log2(number of states) == integer)

```
required FF = log2(number of states)
```

else

enturion

```
required FF = integer(log2(#states))+1;
```

Binary Encoded or One Hot Encoding

state in the design and only one flip-flop for each flop representing the current or "hot" state) is set at a time in a onehot FSM design.

For a state machine with 9-16 states, a binary FSM only requires 4 flip-flops while a onehot FSM requires a flip-flop for each state in the design (9-16 flip-flops).



FSM Coding Goals

State Constitutes an efficient FSM coding style?

Identify HDL coding goals and why they are important.

Quantify the capabilities of various FSM coding styles.

