

## Single-Ended and Differential Operation

- A "single-ended" signal is one that is measured with respect to a fixed potential, usually the ground [Fig. (a)]
- A differential signal is one that is measured between two nodes that have equal and opposite signal excursions around a fixed potential [Fig. (b)]




- The "center" potential in differential signaling is called the "common-mode" (CM) level
  - bias value of the voltages, i.e., value in the absence of signals

## **Single-Ended and Differential Operation**




- Suppose each single-ended output in Fig. (b) has a peak amplitude of  $V_o$
- Then single-ended peak-to-peak swing is  $2V_o$  and differential peak-to-peak swing is  $4V_o$
- For example, if voltage at X (w.r.t. ground) is  $V_o \cos \omega t + V_{CM}$  and that at Y is  $-V_o \cos \omega t + V_{CM}$ , then the peak-to-peak swing of  $V_X$   $V_Y$  is  $4V_o$

 Higher immunity to "environmental" noise in differential operation as compared to single-ended signaling




- In Fig. (a), transitions on the clock line  $L_2$  corrupt the signal on sensitive signal line  $L_1$  due to capacitive coupling between the lines
- If the sensitive signal is distributed as two equal and opposite phases as in Fig. (b), the clock line placed midway disturbs the differential phases equally and keeps the difference intact, called common-mode (CM) rejection

CM rejection also occurs with noisy supply voltages




- In the CS stage of Fig. (a), if  $V_{DD}$  varies by  $\Delta V$ , then  $V_{out}$  changes by roughly the same amount, i.e., output is susceptible to noise on  $V_{DD}$
- In the symmetric circuit of Fig. (b), noise on  $V_{DD}$  affects  $V_X$  and  $V_Y$ , but not  $V_X V_Y = V_{out}$
- The differential circuit is more robust to supply noise than its single-ended counterpart

• Differential operation is as beneficial for sensitive signals ("victims") as for noisy lines ("aggressors")




- Clock signal is distributed in differential form on two lines
- With perfect symmetry, the components coupled from CK and  $C\overline{K}$  to the signal line cancel each other




- Differential signaling increases maximum achievable voltage swings
- In the above differential circuit, the maximum output swing at X or Y is equal to  $V_{DD}$   $(V_{GS} V_{TH})$
- For  $V_X V_Y$ , the maximum swing is  $2[V_{DD} (V_{GS} V_{TH})]$
- Other advantages of differential circuits include simpler biasing and higher linearity
- Advantages of differential operation outweigh the possible increase in area

#### **Basic Differential Pair: Introduction**




- The simple differential circuit shown incorporates two identical single-ended paths to process the two phases
- The two differential inputs  $V_{in1}$  and  $V_{in2}$ , having a certain CM level  $V_{in.CM}$  are applied to the gates
- The outputs are differential too and swing around the output CM level  $V_{out,CM}$
- This circuit offers all advantages of differential signaling: supply noise rejection, higher output swings, etc.

#### **Basic Differential Pair: Introduction**




- As the input CM level,  $V_{in,CM}$  changes, so do the bias currents of  $M_1$  and  $M_2$ , thus varying both the transconductance of the devices and the output CM level
- As shown in Fig. (b), if the input CM level is excessively low, the minimum values of  $V_{in1}$  and  $V_{in2}$  may turn off  $M_1$ and  $M_2$ , leading to severe clipping at the output
- Bias currents of the devices should have minimal dependence on the input CM level
  Copyright © 2017 McGraw-Hill Education. All rights reserved. No reproduction or distribution without the prior written consent of McGraw-Hill Education.

#### **Basic Differential Pair**




- A "differential pair" incorporates a current source  $I_{SS}$  to make  $I_{D1} + I_{D2}$  independent of  $V_{in,CM}$
- If  $V_{in1} = V_{in2}$ , the bias current of both  $M_1$  and  $M_2$  is  $I_{SS}/2$  and the output CM level is  $V_{DD} R_D I_{SS}/2$

#### Basic Diπerentiai Pair: Qualitative Analysis




- When  $V_{in1}$  is much more negative than  $V_{in2}$ ,  $M_1$  is off,  $M_2$  is on and  $I_{D2}$   $= I_{SS}, V_{out1} = V_{DD} \text{ and } V_{out2} = V_{DD} R_D I_{SS}$ 
  - As  $V_{in1}$  is brought closer to  $V_{in2}$ ,  $I_{SS}$   $R_{D1} = R_{D2} = R_{D}$   $M_{1}$  gradually turns on, drawing a fraction of  $I_{SS}$  from  $R_{D1}$  and
- Since  $I_{D1} + I_{D2} = I_{SS}$ ,  $I_{D2}$  falls and  $V_{out2}$  rises
- For  $V_{in1}=V_{in2}$ ,  $V_{out1}=V_{out2}=V_{DD}-R_DI_{SS}/2$ , which is the output CM level
- When  $V_{in1}$  becomes more positive than  $V_{in2}$ ,  $I_{D1}$  becomes higher than  $I_{D2}$  and  $V_{out1}$  drops below  $V_{out2}$
- For sufficiently large  $V_{in1} V_{in2}$ ,  $M_1$  "hogs" all of  $I_{SS}$ , turning M2 off, therefore,  $V_{out1} = V_{DD} R_D I_{SS}$  and  $V_{out2} = V_{DD}$

#### Basic Diπerential Pair: Qualitative Analysis




- The circuit contains three differential quantities:  $V_{in1} V_{in2}$ ,  $V_{out1} V_{out2}$ , and  $I_{D1} I_{D2}$
- The maximum and minimum levels at the output are well-defined and independent of the input CM level
- The small-signal gain (slope of  $V_{out1} V_{out2}$  versus  $V_{in1} V_{in2}$ ) is maximum for  $V_{in1} = V_{in2}$  and gradually falls to zero as  $|V_{in1} V_{in2}|$  increases
- Circuit becomes more nonlinear as input voltage swing increases
- For  $V_{ind} = V_{ind}$ , circuit is said to be in "equilibrium" Copyright © 2017 Med aw-Hill Education. All rights reserved. No reproduction or distribution without the prior written consent of McGraw-Hill Education.

## Basic Differential Pair: Common-mode behavior




- Tail current source suppresses the effect of input CM level variations on the output level
- Set  $V_{in1} = V_{in2} = V_{in,CM}$  and vary  $V_{in,CM}$  from 0 to  $V_{DD}$  [Fig. (a)]
- Due to symmetry,  $V_{out1} = V_{out2}$
- For  $V_{in,CM} = 0$ ,  $M_1$  and  $M_2$  are off,  $I_{D3} = 0$  and  $M_3$  operates in the deep triode region [Fig. (b)]
- With  $I_{D1} = I_{D2} = 0$ , circuit is incapable of signal amplification;  $V_{out1} = V_{out2} = V_{DD}$ , and  $V_P = 0$

#### Basic Diπerential Pair: Common-mode behavior




- $M_1$  and  $M_2$  turn on if  $V_{in,CM} \ge V_{TH}$
- Beyond this point,  $I_{D1}$  and  $I_{D2}$  continue to increase and  $V_P$  also rises [Fig. (c)]
- $M_1$  and  $M_2$  act as a source follower, forcing  $V_P$  to follow  $V_{in.CM}$
- When  $V_{in,CM}$  is sufficiently high,  $V_{DS3}$  exceeds  $V_{GS3} V_{TH3}$ , and  $M_3$  operates in saturation so that  $I_{D1} + I_{D2}$  is constant
- For proper operation,  $V_{in,CM} \ge V_{GS1} + (V_{GS3} V_{TH3})$

## Basic Differential Pair: Common-mode behavior



- As  $V_{in,CM}$  rises further,  $V_{out1}$  and  $V_{out2}$  stay relatively constant, therefore,  $M_1$  and  $M_2$  enter the triode region if  $V_{in,CM} > V_{out1} + V_{TH} = V_{DD} R_D I_{SS} I_2 + V_{TH}$
- The allowable value of V is bounded as follows:  $V_{GS1} + (V_{GS3} V_{TH3}) \le V_{in,CM} \le \min \left[ V_{DD} R_D \frac{I_{SS}}{2} + V_{TH}, V_{DD} \right]$
- Beyond the upper bound, the CM characteristics of Fig.
   (c) do not change, but the differential gain drops


## **Basic Differential Pair: Output Swings**



- Suppose the input and output bias levels are  $V_{in,CM}$  and  $V_{out,CM}$  respectively, and  $V_{in,CM} < V_{out,CM}$
- Assume a high voltage gain so that input swing is much lesser than the output swing
- For  $M_1$  and  $M_2$  to remain saturated, each output can go as high as  $V_{DD}$  and as low as  $V_{in.CM} V_{TH}$
- $V_{in,CM}$  can be no less than  $V_{GS1}$  + ( $V_{GS3}$   $V_{TH3}$ )
- With this choice of  $V_{in,CM}$ , single-ended peak-to-peak swing is  $V_{DD} (V_{GS1} V_{TH1}) (V_{GS3} V_{TH3})$

#### Basic Dimerential Pair: Large-signal

<u> Analysis</u>




- $V_{out1} V_{out2} = R_{D2}I_{D2} R_{D1}I_{D1} = R_D(I_{D2} I_{D1})$
- Assume the circuit is symmetric,  $M_1$  and  $M_2$  are saturated and  $\lambda = 0$
- Since  $V_P = V_{in1} V_{GS1} = V_{in2} V_{GS2}$ ,  $V_{in1} V_{in2} = V_{GS1} V_{GS2}$
- For a square-law device,  $(V_{GS} V_{TH})^2 = \frac{I_D}{\frac{1}{2}\mu_n C_{ox} \frac{W}{I}}$
- Therefore,

$$V_{GS} = \sqrt{\frac{2I_D}{\mu_n C_{ox} \frac{W}{L}}} + V_{TH}$$

### Basic Dimerential Pair: Large-signal

**Analysis** 



It follows from previous derivation

$$V_{in1} - V_{in2} = \sqrt{\frac{2I_{D1}}{\mu_n C_{ox} \frac{W}{L}}} - \sqrt{\frac{2I_{D2}}{\mu_n C_{ox} \frac{W}{L}}}$$

above eqn., and recognize that

$$I_{D1} + I_{D2} = I_{SS}$$

$$(V_{in1} - V_{in2})^2 = \frac{2}{\mu_n C_{ox} \frac{W}{L}} (I_{SS} - 2\sqrt{I_{D1}I_{D2}})$$


• Thus, 
$$\frac{1}{2}\mu_n C_{ox} \frac{W}{L} (V_{in1} - V_{in2})^2 - I_{SS} = -2\sqrt{I_{D1}I_{D2}}.$$

Squaring both sides and noting that  $4I_{D1}I_{D2} = (I_{D1} + I_{D2})^2 - I_{D2}I_{D2}$  $(I_{D1} - I_{D2})^2$ , we arrive at

$$(I_{D1} - I_{D2})^2 = -\frac{1}{4} \left( \mu_n C_{ox} \frac{W}{L} \right)^2 (V_{in1} - V_{in2})^4 + I_{SS} \mu_n C_{ox} \frac{W}{L} (V_{in1} - V_{in2})^2$$

## Basic Dimerential Pair: Large-signal

**Analysis** 



- As  $|V_{in1} V_{in2}|$  increases  $I_{tx}$  dense  $I_{tx}$  dense  $I_{tx}$  and  $I_{tx}$  and  $I_{tx}$  and  $I_{tx}$  denote  $I_{tx}$  and  $I_{tx}$
- and  $V_{in1} V_{in2}$  as  $\Delta I_D$  and  $\Delta V_{in}$  respectively
- It can be shown that

$$\frac{\partial \Delta I_D}{\partial \Delta V_{in}} = \frac{1}{2} \mu_n C_{ox} \frac{W}{L} \frac{\frac{4I_{SS}}{\mu_n C_{ox} W/L} - 2\Delta V_{in}^2}{\sqrt{\frac{4I_{SS}}{\mu_n C_{ox} W/L} - \Delta V_{in}^2}}$$


# Basic Diπerential Pair: Large-signal Analysis


- For  $\Delta V_{in} = 0$ ,  $G_m$  is maximum and equal to  $\sqrt{\mu_n C_{ox}(W/L)I_{SS}}$ .
- Since  $V_{out1} V_{out2} = R_D \Delta I_D = -R_D G_m \Delta V_{in}$ , small-signal differential voltage gain in equilibrium condition is

$$|A_v| = \sqrt{\mu_n C_{ox} \frac{W}{L} I_{SS}} R_D$$

- Since each transition carries  $I_{ss}/2$  in equilibrium, the factor  $\Delta V_{in} = \sqrt{2I_{SS}/(\mu_n C_{ox}W/L)}$ s the same as  $g_m$ , i.e.,  $|A_v| = g_m R_D$
- Previous result suggests that  $G_m$  falls to zero for
- As  $\Delta V_{in}$  exceeds a limit  $\Delta V_{in1}$ , one transistor carries the entire  $I_{ss}$ , turning off the other
- For this  $\Delta V_{in}$ ,  $I_{D1} = I_{SS} \Delta V_{in1} = \sqrt{\frac{2I_{SS}}{\mu_n C_{ox} \frac{W}{L}}}$  so  $V_{TH}$  since  $M_2$  is nearly off, thus


### Basic Diπerential Pair: Large-signal Analysis





- For  $\Delta V_{in} > \Delta V_{in1}$ ,  $M_2$  is off and the equation derived for  $\Delta I_D$  no longer holds [Fig. (a)]
- $G_m$  is maximum for  $\Delta V_{in} = 0$  and falls to zero for  $\Delta V_{in} = \Delta V_{in1}$  [Fig. (b)]

#### Basic Diπerentiai Pair: Large-signai Analysis



- As W/L increases,  $\Delta V_{in1}$  decreases, narrowing the input range across which both devices are on [Fig. (b)]
- As  $I_{ss}$  increases, both the input range and the output current swing increase [Fig. (c)]
- Intuitively, circuit becomes more linear as  $I_{ss}$  increases or W/L decreases


# Basic Diπerential Pair: Large-signal Analysis

- $\Delta V_{in1}$  represents the maximum differential input the circuit can "handle"
- $\Delta V_{in1}$  can be tied to the overdrive voltage of  $M_1$  and  $M_2$  in equilibrium
- For zero differential input,  $I_{D1} = I_{D2} = I_{SS}/2$ , yielding

$$(V_{GS} - V_{TH})_{1,2} = \sqrt{\frac{I_{SS}}{\mu_n C_{ox} \frac{W}{L}}}$$


- Thus,  $\Delta V_{in1}$  is equal to  $\sqrt{2}$  times the equilibrium overdrive
- Increasing  $\Delta V_{in1}$  to improve linearity increases overdrive of  $M_1$  and  $M_2$ , which for a given  $I_{SS}$  is achieved only by decreasing W/L and hence  $g_m$ , thereby reducing differential gain
- Alternatively,  $I_{ss}$  can be increases but with higher power consumption

#### Basic Diπerentiai Pair: Smaii-signai Analysis



- Assume  $M_1$  and  $M_2$  are saturated and apply small-signal inputs  $V_{in1}$  and  $V_{in2}$
- The differential gain  $(V_{out1} V_{out2})/(V_{in1} V_{in2})$  was found to be  $\sqrt{\mu_n C_{ox} I_{SS} W/L} R_D$  om large-signal analysis
- Since each transistor carries approximately  $I_{ss}/2$  current in the vicinity of equilibrium, this expression reduces to  $g_m R_D$
- Assume  $R_{D1} = R_{D2} = R_D$ , the small-signal analysis is carried out using two methods


#### Basıc Diπerentiai Pair: Smaii-signai Analysis (I)



#### **Method 1**: Superposition

- First set  $V_{in2} = 0$  and find the effect of  $V_{in1}$  at X and Y
- To find  $V_X$ , note that  $M_1$  forms a CS stage with a degeneration resistance equal to the impedance looking into the source of  $M_2$ ,  $R_S = 1/g_{m2}$ , neglecting channellength modulation and body effect [Fig. (b)]
- length modulation and hody effect [Fig. (b)] Then from Fig. (c),  $\frac{V_X}{V_{in1}} = \frac{-R_D}{\frac{1}{q_{m1}} + \frac{1}{q_{m2}}}$

#### Basıc Diπerentiai Pair: Smaii-signai Analysis (I)



#### **Method 1**: Superposition

- To find  $V_{\gamma}$ , we note that  $M_{1}$  drives  $M_{2}$  as a source follower and replace  $V_{in1}$  and  $M_{1}$  by a Thevenin equivalent
- Thevenin voltage  $V_T = V_{in1}$ , and resistance  $R_T = 1 l g_{m1}$
- M2 operates as a common-gate stage, with a gain

$$\frac{V_Y}{V_{in1}} = \frac{R_D}{\frac{1}{g_{m2}} + \frac{1}{g_{m1}}}$$

# Basic Diπerential Pair: Small-signal Analysis (I)

• From previous analysis, the overall voltage gain for  $V_{in1}$  is

$$(V_X - V_Y)|_{\text{Due to } V_{in1}} = \frac{-2R_D}{\frac{1}{g_{m1}} + \frac{1}{g_{m2}}} V_{in1}$$

• For  $g_{m1} = g_{m2} = g_m$ , this reduces to

$$(V_X - V_Y)|_{\text{Due to }Vin1} = -g_m R_D V_{in1}$$

• By symmetry, the effect of  $V_{in2}$  at X and Y is identical to that of  $V_{in1}$  with reverse polarities


$$(V_X - V_Y)|_{\text{Due to }V_{in2}} = g_m R_D V_{in2}$$

Adding the two results to perform superposition,

$$\frac{(V_X - V_Y)_{tot}}{V_{in1} - V_{in2}} = -g_m R_D$$


• Magnitude of gain is  $g_m R_D$  regardless of how inputs are applied, halved for single-ended output

## **Half-Circuit Lemma/Concept**



- $D_1$  and  $D_2$  represent any three-terminal active device in a symmetric circuit
- Assume  $V_{in1}$  and  $V_{in2}$  change differentially, from  $V_0$  to  $V_0$  +  $\Delta V_{in}$  and from  $V_0$  to  $V_0 \Delta V_{in}$  respectively
- If the circuit remains linear,  $V_P$  does not change (acts as a virtual or ac ground)
- This is referred to as the "half-circuit concept"

#### Basıc Differential Pair: Small-signal Analysis (II)



- Using the half-circuit concept, V<sub>P</sub> experiences no change node P can be considered "ac ground" or virtual ground and the circuit can be decomposed into two separate halves
- We can write  $V_X/V_{in1} = -g_m R_D$  and  $V_Y/(-V_{in1}) = -g_m R_D$
- $V_{in1}$  and  $-V_{in1}$  represent the voltage *change* on each side  $(V_X-V_Y)/(2V_{in1})=-g_mR_D$
- Thus, , same result as in Method 1