


Propagation Delay


CMOS Inverter Propagation Delay Approach 1




$$t_{pHL} = \frac{C_L V_{swing}/2}{I_{av}}$$

$$\sim \frac{C_L}{k_n V_{DD}}$$


CMOS Inverter Propagation Delay Approach 2




$$t_{pHL} = f(R_{on} \cdot C_L) \\ = 0.69 R_{on} C_L$$



CMOS Inverters




Transient Response




Design for Performance

- Keep capacitances small
- Increase transistor sizes
 - watch out for self-loading!
- Increase V_{DD} (????)

Delay as a function of V_{DD}




Device Sizing




Self-loading effect:
Intrinsic capacitances
dominate

NMOS/PMOS ratio



$$\beta = W_p/W_n$$

Impact of Rise Time on Delay



$$t_{pHL} = \sqrt{t_{pHL(step)}^2 + (t_r/2)^2}$$