# Drain Induced Barrier Lowering (DIBL)




Figure: NMOS Transistor DIBL

- ▶ Drain controls amount of depletion in the channel
- lacktriangle Easier for the gate to invert with higher  $V_{DS}$
- ▶ Gate effectively has lesser control

## Drain Induced Barrier Lowering (DIBL)





Figure: NMOS Transistor with Halo Implant


- ► P<sup>+</sup> halo added near diffusion
- ▶ Depletion layer now goes deeper into the diffusion rather than channel

### Reverse Short Channel Effect




Halo implant makes it harder to invert the channel

# Substrate Leakage



Reverse biased  $P-N^+$  junction leakage

# Gate Leakage



- Quantum mechanical tunneling across the gate oxide
- ▶ Use of  $HfO_2$  HiK dielectric since 45nm technology